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Abstract or the capability to control the device operation, i.e., the use of
dedicated test fixtures to stimulate and measure specific device
This paper addresses the generation ofIC- behaviors. As an example, the estimation of parametric models
models from responses recorded during regular operation of for the output buffer in Fig. 1 exploits port responses recorded
vice. Th proosedmetodolgy i basd o theestiatio of while the buffer iS forced (e.g., through the internal logic signal
suitable parametric relations via a well established procedure vi) ln a fixed logic state or iS forced to perform complete state
and does not requires specific modeling setup and test fixtures.
The feasibility of the approach for the modeling of a real de switchings [1] on suitable test loads. In real devices with com-
vice from noisy measured data is demonstrated via numerical plex logic cores, output buffer states can be hardly controlled
simulation. numerica and model generation from measured data becomes unpracti-
cal.
Introduction In this paper, we propose a new technique for the generation
of macromodels from actual measurements, avoiding the need
The design of modern electronic equipments operating in the of dedicated test fixtures and device control. Macromodels are
GHz range requires, at the early stage of the design process, obtained from device port transient responses measured on de-
the assessment of SI/EMC effects on critical interconnect paths. vices mounted directly on the board and operating in normal
Such an assessment, that is achieved by the simulation of conditions as in the simplified scheme of Fig. 1.
signals propagating on interconnect structures like the one
sketched in Fig. 1, relies on the availability of accurate and ef- Model structure, estimation and validation
ficient macrommodels of the ports of digital integrated circuits
(ICs) that act as the nonlinear terminations of interconnects. As Parametric macromodels of the output buffers of digital ICs ex-
an example, a macromodel for the output buffer in Fig. 1 is ploit the following two-piece parametric relation
represented by a suitable nonlinear dynamic relation between i(t) WH(t)ZH(V, d/dt) + WL(t)ZL(V, d/dt) (1)
voltage v and current i of the device port.
where WH and WL are switching signals accounting for the de-
vice state transitions and playing the same role of the internal
voltage vi in Fig. 1, and iH and iL are nonlinear parametric re-
IC IC lations accounting for the device behavior in fixed logic high
outputbufFer and low states, respectively [7]. More details on the model rep-
resentation (1) and on the use of parametric relations for the
C_
modeling of IC ports can be found in [1] and references therein.
(t * v(t)
o The estimation of model (1) amounts to computing the parame-
b ters of submodels tH and tL and the weighting signals WH and
PCB ' ' | WL from suitable port voltage v(t) and current i(t) responses.
Model parameters are computed by minimizing suitable error
functions between the model responses and the measured port
Figure 1: Typical interconnect structure with the main IC blocks
and the relevant electrical variables, responses, that are used as references to be fitted [7, 8].
The problem addressed in this paper is how to obtain device
Different approaches are in use to obtain IC port macromodels. responses useful for model parameter estimation while the de-
The most common approach is based on simplified equivalent vice is mounted on an application board and operates in nor-
circuits derived from the internal structure of the modeled de- mal mode. For the sake of simplicity, the discussion is based
vices. This approach leads to the I/O Buffer Information Spec- on the output port of a commercial Texas Instruments trans-
ification [2], that is widely supported by EDA tools and domi- ceiver, whose HSPICE transistor-level description is available
nates modeling applications. More recent approaches are based from the official website of the vendor. The example device
on the use of parametric relations to approximate the device port is a 8-bit bus transceiver with four independent buffers (model
equations and on the identification of their parameters from de- name SN74ALVCH16973, power supply voltage VDD =1.8 V).
vice responses [1]. These approaches offer enhanced modeling The example device operates at 167 Mbps, i.e., the bit time is
capabilities, that facilitate and improve the modeling of recent 6 ns, and is driven to produce a 2048 long pseudo-random bit
devices, like preemphasis drivers, stream. The HSPICE simulations of the transistor-level model
For both approaches, however, the generation of macromodels o h rvraeasmda h eeec uvshratr
requires the availability of transistor-level models of the device, Figure 2 shows static characteristics of the example device and
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Figure 2: Static characteristics of the example driver in fixed
high state (solid thick line) and low state (dashed thick line) su- Figure 3: Output port voltage v(t) and current i(t) responses
perimposed to the characteristics of two lumped resistive loads computed for the example driver connected as in Fig. 1 with
and the samples {v(t),i(t)} of the port transient responses in a mismatching stub placed between terminals (a) and (b) (see
Fig. 3 (star line), text). The thick parts of the v(t) and i(t) signals are the wave-
forms used for the estimation of the submodels iH and iL in (1)
(see text for details).
trajectories of device transient response in the output voltage
and current plane. The upper (lower) curve is the device out- through the internal (non-accessible) input signal vi in the fixed
put static characteristic when the device is in the HIGH (LOW) High state for a number of consecutive logic ones. Similarly,
logic state, and the cloud of dots are samples of output cur- the estimation waveforms of submodel iL can be the dashed
rent and voltage transient responses recorded during ordinary thick parts in Fig. 3.
switching operation. The output transient responses leading to In order to facilitate the modeling process, the estimation of
the trajectories of Fig. 2 are shown in Fig. 3 and are recorded submodels is carried out in terms of the auxiliary variables
while the device is connected as in Fig. 1. This circuit is com- (xi, '2) defined by the following linear transformation
posed of a standard point to point topology augmented by a
shunting stub connected between terminals (a) and (b). From [xl ][i -50][Fv] (2)
the experimental point of view, this circuit can be easily ob- [x2 j[L1 50j[Li j()
tamned by shunting the proper trace of an application board. For Sumds HadL,ifctmstbdendovrheae
the simulations of Fig. 2, the stub is modeled as an ideal trans- '
range of the (voltage) input variable values. In ('i, 12) plane,
mission~~~~~~~~~~~~~~~~lie(hrceitcipdneZ.0,tm ea the trajectory of state transitions have nearly constant z1 valuesTd = 42ns) loaded by a 10 pF capacitor. Figure 2 highlights ( F 2
-1~ ~~ ~ ~ ~ ~ ~ ~ ~~~~e01 2 thre 3edn toareue40dllzrn o
that the transient responses obtained with the shunting stub can the xiptvral.Frteeapedvc fti td, th
densely explore the portion of voltage and current plane around sboes~ n Ltrsott aebt yai re
the device static output characteristics. Hence they are good andFare cOmpoe of 2 and3 i rrespectivelyo[1].
highstae (oli thcklne)andlowstae(dshethckineasucopu dcomorstedoexmladri3 cigoidal edrmsrepcivelFig 1].it
candidates to serve for the identificatlon of model parameters.
In contrast, transientresponses obtainedby connecting different (ii) Computation of weighting signals. The weighting signals
loads, as simple resistors, do not explore a relevant portion of WH and WL are computed after the estimation of the submodels
the output variables and can be hardly used for model parameter tH and iL from port responses occuring during state switchings,
estimation. These observations suggest thhefollowing two-steps as discussed in [1]. In our problem, this amounts to solving
procedure for the estimation of model (1): the single linear equation(r1m) where v and i are the voltage and
current responses recorded during single transition events while(i) Estimation of submodels. As in [1], the parametric modelsuth devsic operaes rul cndtions asxinig. 1 andWlis
whileth dviceis c nectd as n Fi.' ..Thscrcihe - (X 2definedbyerthesflnrglaowng lonea tans form1atindL1
used for aH and aL in(1) are discrete-time parametrc represen- a
tauntionsgbse onsimodalexanion [],hoearaetrs can be removed and two set of port responses can be used to
can be estimated by standard algorithms like [8]. The estima-
compute two independent WH and WL signals. However, the
tesmltionwvfrsoforg 2h stubismodeleda an (ideL)tras-
rane oth(voltage) inpu varial vaus. In. .X2 pln,
tissionwavef foharacterisub cimodeldaHc( Zmut be vltae delancr latter simplificaton benefits the quality of the complete model
rent transient responses containing enough information on the sine itr c piable. ionditioning or c ies of the
pdynamicbxplorethaviortwile the devie isd iurrentHigh (Low)ul soluton of the linear problem arising from noisy measured data
state. For the example device, the estimation waveforms of LH
can be obtained from the solid thick parts of the signals v(t) or fre approximatdresponses ofrsuboespeHtand [
and i(t) of Fig. 3. These signals are obtained by considering Once all model parameters are computed, the model equations
the slice of the port responses recorded while the device is kept are converted into a macromodel to be plugged in a standard
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simulation environment, e.g., SPICE or any hardware descrip- case in which a suitable penalty function is introduced in the
tion language allowing for analog parts. Implementation details minimization scheme to average the effects of noise and thus
are described in [1]. to avoid problems of spurious dynamics of estimated models.
As an example, Fig. 5 shows the transient responses used for
Validation results the estimation of submodel iH that is corrupted by a superim-
posed gaussian white noise with standard deviation or = 4% of
In this section, the macromodel estimated for the example de- the voltage and current swing. The top panel of Fig. 6 shows
vice of this study is validated by comparing its static charac- the comparison between the actual static characteristics of the
teristics and transient responses to a test load with those ob- device and the static characteristics of submodels iH and i
tained from the reference transistor-level model of the example Besides, the bottom panel shows part of the port voltage wave-
driver. The validation load is an ideal transmission line (char- form v(t) computed by the reference transistor-level model and
acteristic impedance Z0 = 50Q, time delay Td = 1 ns) loaded by the macromodel and recorded while the driver is connected
by the shunt connection of a 100 Q resistor and a 5 pF capaci- to the same validation load of the previous test. The compari-
tor. All the static characteristics and the transient response of son carried out in this second test highlights the robustness of
the reference model and of the SPICE-type implementation of the proposed estimation procedure and the good accuracy of the
the macromodel are computed by means of HSPICE. The top coplet estimat edfro on-line measured ta.
panel of Fig. 4 shows the comparison of the actual static char-
acteristics of the device compared to the static characteristics
of submodels i'H and i'L estimated by the proposed procedure.
This comparison confirms the accuracy of estimated models to -
capture the static information of the device. Besides, the bot- 1
tom panel of Fig. 4 shows part of the port voltage waveform
v(t) computed by the reference transistor-level model and by 0_
the macromodel and recorded while the driver is connected to 100 200 300 400 500 600 700
a distributed load different from the one used in the estimation
process. The transient curves in Fig. 4 highlights the high accu- 40T
racy of the complete macromodel running in normal operation 20 0
conditions.
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Figure 4: Top panel: static characteristics of submodels t'H and This paper addresses the development of accurate and efficient
macromodels of the output ports of digital integrated circuits.tL in (1) (solid thick curves) superimposed to the actual char- m o
the example driver in fixed high state (solid line) The proposed models are parametric relations reproducing theacteristics of extrna behavior ofe devce that cann beat effecivel estimated..
and low state (dashed line); bottom panel: Port voltage v(t) external behavior of devices that can be effectively estimated
response computed for the example driver connected to a vali- from port transient responses recorded during the normal op-
dation load. Solid curve: reference; dashed: macromodel. eration of devices. The proposed procedure avoids the need
of dedicated test fixtures and device control thus overcoming
the previous limitations of existing methodologies in generat-
As seondanmoe raliti tet, imd a veifyngthefeai- ing macromodels of real devices from actual measurements.
bility of proposed approach for the generation of macromodels Thaprchideosatdvanmialiuain,lo
from actual measurements, the estimation of submodels tH and fomdeesiaonbednniymauret.
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